CLAIMS:

5

20

25

7

1. Method for a receiver (1) having a signal path (3) incorporating a tuner (4), a frequency demodulator circuit (5) for supplying an analog stereo multiplex signal comprising a baseband stereo sum signal, a 19 kHz stereo pilot and a stereo difference signal, which is double sideband amplitude-modulated on a suppressed 38 kHz subcarrier, a sampler (6) for converting the analog stereo multiplex signal into a time discrete digital stereo multiplex signal and a stereo decoder (7) for decoding the time discrete digital stereo multiplex signal into a time-discrete digital stereo sum and a time discrete digital stereo difference signal, characterized in that

the analog stereo multiplex signal is converted into a time discrete digital stereo multiplex signal and

then the time discrete digital stereo multiplex signal is shifted over a frequency of 19 kHz.

- 2. Method as claimed in claim 1, characterized in that the 19 kHz shifted signal is further shifted with 19 kHz and then the stereo difference signal is extracted by a low pass filter (12).
  - 3. Method as claimed in claim 2, characterized in that in front of the low pass filter (12) a lower sideband of the stereo difference signal is extracted by a complex filter (11) from the signal shifted twice.
  - 4. Method as claimed in one or more of the preceding claims 1 to 3, characterized in that the stereo sum signal is extracted from the time discrete digital stereo multiplex signal in a parallel branch (15) by a second low pass filter (16).
  - 5. Receiver (1) having a signal path (3) incorporating a tuner (4), a frequency demodulator circuit (5) for supplying an analog stereo multiplex signal comprising a baseband stereo sum signal, a 19 kHz stereo pilot and a stereo difference signal, which is double sideband amplitude-modulated on a suppressed 38 kHz subcarrier, a sampler (6) for

7

)

5

20

PCT/IB2003/004817 WO 2004/047488

converting the analog stereo multiplex signal into a time discrete digital stereo multiplex signal and a stereo decoder (7) for decoding the time discrete digital stereo multiplex signal into a time-discrete digital stereo sum and a time discrete digital stereo difference signal, characterized in that the stereo decoder (7) comprises two serial frequency shifting circuits (21, 22).

- Receiver as claimed in claim 5, characterized in that the stereo decoder (7) 6. comprises a low pass filter (12) extracting the stereo difference signal.
- Receiver as claimed in claim 5 and/or 6, characterized in that the stereo 10 7. decoder (7) comprises a complex filter (11) extracting a lower sideband of the stereo difference signal.
- Receiver as claimed in one or more of the preceding claims 5 to 7, 8. characterized in that the stereo decoder (7) comprises a second low pass filter (16) extracting 15 the stereo sum signal in a parallel branch (15).
  - Stereo decoder (7) in a receiver (1) with a frequency demodulator circuit (5), 9. characterized in that the stereo decoder (7) comprises two serial frequency shifting circuits (21, 22).
  - Stereo decoder as claimed in claim 9, characterized in that the frequency 10. shifting circuits (21, 22) are phase rotators.